ethonion10/v86
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

port outs*

Browse source
This commit is contained in:
Awal Garg 2017-08-02 19:29:46 +05:30 committed by Fabian
parent d96cbd5f7f
commit b17e5e1672
3 changed files with 216 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/browser/starter.js
View file

@ -194,9 +194,6 @@ function V86Starter(options)
"_load_ldt": function() { return cpu.load_ldt.apply(cpu, arguments); },
"_load_tr": function() { return cpu.load_tr.apply(cpu, arguments); },
"_outsb": function() { return cpu.outsb.apply(cpu, arguments); },
"_outsw": function() { return cpu.outsw.apply(cpu, arguments); },
"_outsd": function() { return cpu.outsd.apply(cpu, arguments); },
"_lss16": function() { return cpu.lss16.apply(cpu, arguments); },
"_lss32": function() { return cpu.lss32.apply(cpu, arguments); },
"_enter16": function() { return cpu.enter16.apply(cpu, arguments); },

3
src/cpu.js
View file

@ -365,6 +365,9 @@ CPU.prototype.wasm_patch = function(wm)
this.insb = this.wm.funcs['_insb'];
this.insw = this.wm.funcs['_insw'];
this.insd = this.wm.funcs['_insd'];
this.outsb = this.wm.funcs['_outsb'];
this.outsw = this.wm.funcs['_outsw'];
this.outsd = this.wm.funcs['_outsd'];
};
CPU.prototype.get_state = function()

213
src/native/string.c
View file

@ -1267,3 +1267,216 @@ void insd()
}
}
void outsb_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 1);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -1 : 1;
int32_t count = get_reg_asize(ECX) >> 0;
if(count == 0) return;
int32_t cont = false;
int32_t start_count = count;
int32_t cycle_counter = MAX_COUNT_PER_CYCLE;
int32_t phys_src = translate_address_read(src);
if(*paging)
{
cycle_counter = string_get_cycle_count(size, src);
}
do
{
io_port_write8(port, read8(phys_src));
phys_src += size;
cont = --count != 0;
}
while(cont && cycle_counter--);
int32_t diff = size * (start_count - count);
add_reg_asize(ESI, diff);
set_ecx_asize(count);
*timestamp_counter += start_count - count;
if(cont)
{
*instruction_pointer = *previous_ip;
}
diverged();
}
void outsb_no_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 1);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -1 : 1;
io_port_write8(port, safe_read8(src));
add_reg_asize(ESI, size);
diverged();
}
void outsb()
{
if(*prefixes & PREFIX_MASK_REP)
{
outsb_rep();
}
else
{
outsb_no_rep();
}
}
void outsw_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 2);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -2 : 2;
int32_t count = get_reg_asize(ECX) >> 0;
if(count == 0) return;
int32_t cont = false;
int32_t start_count = count;
int32_t cycle_counter = MAX_COUNT_PER_CYCLE;
if(!(src & 1))
{
int32_t single_size = size < 0 ? -1 : 1;
int32_t phys_src = translate_address_read(src) >> 1;
if(*paging)
{
cycle_counter = string_get_cycle_count(size, src);
}
do
{
io_port_write16(port, read_aligned16(phys_src));
phys_src += single_size;
cont = --count != 0;
}
while(cont && cycle_counter--);
int32_t diff = size * (start_count - count);
add_reg_asize(ESI, diff);
set_ecx_asize(count);
*timestamp_counter += start_count - count;
}
else
{
do
{
io_port_write16(port, safe_read16(src));
src += size;
add_reg_asize(ESI, size);
cont = decr_ecx_asize() != 0;
}
while(cont && cycle_counter--);
}
if(cont)
{
*instruction_pointer = *previous_ip;
}
diverged();
}
void outsw_no_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 2);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -2 : 2;
io_port_write16(port, safe_read16(src));
add_reg_asize(ESI, size);
diverged();
}
void outsw()
{
if(*prefixes & PREFIX_MASK_REP)
{
outsw_rep();
}
else
{
outsw_no_rep();
}
}
void outsd_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 4);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -4 : 4;
int32_t count = get_reg_asize(ECX) >> 0;
if(count == 0) return;
int32_t cont = false;
int32_t start_count = count;
int32_t cycle_counter = MAX_COUNT_PER_CYCLE;
if(!(src & 3))
{
int32_t single_size = size < 0 ? -1 : 1;
int32_t phys_src = translate_address_read(src) >> 2;
if(*paging)
{
cycle_counter = string_get_cycle_count(size, src);
}
do
{
io_port_write32(port, read_aligned32(phys_src));
phys_src += single_size;
cont = --count != 0;
}
while(cont && cycle_counter--);
int32_t diff = size * (start_count - count);
add_reg_asize(ESI, diff);
set_ecx_asize(count);
*timestamp_counter += start_count - count;
}
else
{
do
{
io_port_write32(port, safe_read32s(src));
src += size;
add_reg_asize(ESI, size);
cont = decr_ecx_asize() != 0;
}
while(cont && cycle_counter--);
}
if(cont)
{
*instruction_pointer = *previous_ip;
}
diverged();
}
void outsd_no_rep()
{
int32_t port = reg16[DX];
test_privileges_for_io(port, 4);
int32_t src = get_seg_prefix(DS) + get_reg_asize(ESI);
int32_t size = *flags & FLAG_DIRECTION ? -4 : 4;
io_port_write32(port, safe_read32s(src));
add_reg_asize(ESI, size);
diverged();
}
void outsd()
{
if(*prefixes & PREFIX_MASK_REP)
{
outsd_rep();
}
else
{
outsd_no_rep();
}
}