ethonion10/v86
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

dead code

Browse source
This commit is contained in:
Fabian 2022-11-08 09:22:20 -06:00
parent 16662ec979
commit c5ff1d4961
2 changed files with 0 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/rust/cpu/cpu.rs
View file

@ -229,7 +229,6 @@ pub const PREFIX_MASK_ADDRSIZE: i32 = 64;
pub const PREFIX_F2: i32 = PREFIX_REPNZ;
pub const PREFIX_F3: i32 = PREFIX_REPZ;
pub const PREFIX_66: i32 = PREFIX_MASK_OPSIZE;
pub const LOG_CPU: i32 = 2;
pub const MXCSR_MASK: i32 = 0xffff;
pub const MXCSR_FZ: i32 = 1 << 15;

12
src/rust/cpu/sse_instr.rs
View file

@ -26,18 +26,6 @@ pub unsafe fn mov_rm_r128(source: reg128, r: i32) {
// mov* xmm, xmm/m128
write_xmm_reg128(r, source);
}
pub unsafe fn movh_m64_r128(addr: i32, r: i32) {
// movhp* xmm, m64
let data = return_on_pagefault!(safe_read64s(addr));
let orig = read_xmm128s(r);
write_xmm128(
r,
orig.u32[0] as i32,
orig.u32[1] as i32,
data as i32,
(data >> 32) as i32,
);
}
pub unsafe fn movh_r128_m64(addr: i32, r: i32) {
// movhp* m64, xmm
let data = read_xmm128s(r);